Physical Design Engineer Lead

Bangalore | 8 Years

Key Responsibilities 

• Technologies Below 14nm……10nm,7nm,latest one ..3nm
• Block level floor planning and IR drop analysis
• Block level timing closure with sign off STA
• Proficient in physical Design methodology which include logic synthesis, placement ,clock tree synthesis, routing