Analog Layout Engineer

Bangalore | 3+ Years

Role and Responsibilities

• Responsible for Design and development of critical analog, mixed-signal, and full chip level integration support.
• Perform layout verification like LVS/DRC/Antenna, quality check and documentation.
• Responsible for on-time delivery of block-level layouts with acceptable quality.
• Demonstrate leadership Skill in planning, area/time estimation, scheduling, delegation, and execution to meet project schedule/milestones in multiple project environment.
• Guide junior team-members in their execution of Sub block-level layouts & review their work.

Qualification/Requirements

• 5 + year experience in analog/custom layout design in advanced CMOS process.
• Expertise in Cadence Virtuoso L/VXL and Calibre DRC/LVS is a must.
• SKILL/Perl scripting is a plus.
• Should have hands on experience of Critical Analog Layout design of blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.,
• Good understanding of Analog Layout fundamentals (e.g. Matching, Electro-migration, Latch-up, coupling, cross-talk, IR-drop, active and passive parasitic devices etc.)
• Understanding layout effects on the circuit such as speed, capacitance, power, and area etc.,
• Ability to understand design constraints and implement high-quality layouts.
• Excellent verbal and written communication skills.

Education

• BE or MTech in Electronics.