Senior Design Verification Engineer

Bangalore, Hyderabad | 7 Years

Key Responsibilities 

• Expertise in SOC/IP verification
• Expertise in System Verilog Coding
• Experience in OVM/UVM/methodology
• Working environment in APB/AHB/AXI/PCIe/DDR protocol
• Experience in Test Bench Development
• Understanding in Gate Level simulation/debug