Conformal Low Power [CLP]

Bangalore | 8 Years

Key Responsibilities 
  • Knowledge on Low power Implementation of SOC
  • Good understanding of UPF/Power intent file
  • Deep knowledge on various low power checks and errors
  • Good Debugging skill on UPF/LP and MV issues.
  • Able to perform Block/Top level signoff CLP checks.
  • Tool Preferred – VC Static, CLP

Apply Now

    Most Popular

    | 0 Min Read

    Security Firmware Development

    | 0 Min Read

    Physical Design Engineer Lead

    | 0 Min Read

    Conformal Low Power [CLP]

    | 0 Min Read

    Senior Design Verification Engineer